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DC-DC converters, also known as switching voltage regulators, are one of the 
main components of a power management unit. Their main role is to provide a 
constant, smooth output voltage to power the electronic devices. Recent miniaturi-
zation trend of electronics circuitry has led to the need for smaller and high-
efficient DC-DC converters in current and future applications.  
 
This thesis presents a Switched Capacitor (SC) based DC-DC converter, which 
can directly operate at input voltage of 4.2V on 45nm CMOS process. Currently, 
most of the DC-DC converters on 45nm are not able to operate at such high volt-
ages. Moreover, SC architecture has resulted in smaller size of converter com-
pared with LC type DC-DC converters.  
 
The design uses three SC topologies, which include two novel SC topologies of 
2/5 and 2/7. Devices break down conditions have been overcome by implement-
ing some of the MOS switches in cascoded structures. The converter structure 
uses eight phase interleaving approach to reduce output ripple to as low as 25mV 
level. 
 
In addition to the main SC structure, a four-stage differential ring oscillator is de-
signed for providing quadrature clock signals to the SC topologies. Clock genera-
tor can be enabled/disabled from outside the chip, through an enable (EN) pin. For 
instance, the EN pin can be used for regulating the output voltage in Pulse Fre-
quency Modulation (PFM) feedback approach.         
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Tasajännitemuuttaja, eli hakkuriteholähde, on keskeinen komponentti tehon 
hallinta yksikössä. Sen tehtävänä on tuottaa vakio käyttöjännite elektroniselle 
laitteelle. Elektroniikan miniatyrisoinnin johdosta nykyisiin ja tuleviin laitteisiin 
tarvitaan pienikokoisia ja korkean hyötysuhteen tasajännitemuuttajia. 
 
Tässä diplomityössä esitellään kytketty kondensaattori (switched capacitor, SC) 
periaatteella toteutettu tasajännitemuuttaja, joka kestää 4.2V sisäänmeno-
jännitteen 45nm CMOS prosessissa. Suurin osa nykyisistä 45nm prosessilla 
toteutetuista tasajännitemuuttajista eivät pysty toimimaan näin korkeilla 
sisäänmenojänniteillä. SC rakenteen ansiosta suunniteltu piiri on kooltaan 
pienempi kuin LC tyyppiset tasajännitemuuttajat.  
 
Suunniteltu piiri muodostuu kolmesta SC topologiasta, mukaanlukien uudet 2/5 ja 
2/7 topologiat. Transistorien rikkoutumisen estämiseksi osa MOS kytkimistä on 
toteutettu kaskodi raknteena. Muuntimessa on käytetty kahdeksaa lomitettua 
vaihetta, joilla ulostulojännitteen vaihojännite osan amplitudi saadaan tiputettua 
jopa 25 mV:iin.  
 
SC piirien lisäksi suunniteltiin differentiaalinen rengasoskillaattori tuottamaan 
kvadratuuri kello signaalit eri SC topologioille. Kellogeneraattori voidaan kytkeä 
päälle tai pois piirin ulkopuolelta käyttäen enable (EN) pinniä. EN pinniä voidaan 
käyttää esimerkiksi säädettäessä ulostulojännitettä pulssitaajuusmodulaatio (pulse 
frequency modulation, PFM) menetelmällä. 
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1 INTRODUCTION 
 
Recent advances in the portable electronics industry have led to the development of more 
compact and higher performance electronic systems. Currently, these devices are powered 
through portable batteries, such as Li-Ion battery. One of the main performance drawbacks 
of these batteries is their variable output voltage. As most of the portable electronic de-
vices operate at a fixed power supply voltage; using the output voltage of these batteries 
directly as a power supply can change the performance level of the electronic blocks. 
Therefore, there is an imperative need for a power management electronics circuit between 
the battery output and the electronics circuit’s supply input, see Figure 1-1. The main pur-
pose of the power management unit is to take widely varying voltage from the battery, and 
to convert it to a fixed output voltage, that is suitable for the operation of electronics cir-
cuits. 
 
DC-DC converters, also known as switching voltage regulators, are one of the main com-
ponents of the power management unit. Their main role is to provide a constant, smooth 
output voltage to power electronic devices. Recent advances in electronics have made it 
possible to integrate digital and analog electronics circuits into a single silicon chip, also 
known as mixed-signal Integrated Circuits (IC’s). For example, consider the case of 
mixed-signal IC’s in a mobile handset. The processor present in the IC normally operates 
on 1V while the analog circuitry may require higher voltages to operate, see Figure 1-1. In 
addition to these different voltage requirements, increased demand for speed and smaller 
portable electronic devices has made the design of a power management system even more 
challenging. This thesis deals with the importance and the technological requirements im-
posed on the design of DC-DC converters. Moreover, a design of state-of-the-art Switched 
Capacitor (SC) DC-DC converter has been presented with necessary performance results. 
Chapter 1 deals with the different types of DC-DC converters while Chapter 2 details 
Switched Capacitor (SC) converters, which in the integrated electronics domain, are one of 
the important type of DC-DC converters. The explanation continues in Chapter 3, where a 
design of state-of-the-art DC-DC converter is presented with necessary simulation results. 
Then, chapter 4 explains the necessary procedure for practical measurement of proposed 
DC-DC converter. At the end chapter 5 deals with the layout and chapter 6 concludes the 
topic with comparison of designed circuit with other published designs. 
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Figure 1-1. Use of DC-DC converters in portable electronic circuits 
1.1 Background 
Portable-electronic circuits today, ranging from cell phones, laptops, pagers, wireless sets 
etc, operate on batteries as their power source. One of the most commonly used batteries 
for portable-electronics circuits are Li-Ion. The nominal output voltage of a Li-ion battery 
is 3.6V.  However, during operation, the output voltage of these batteries can vary widely 
from 4.2V to 2.6V [30],[1].  This varying output voltage makes the Li-Ion battery unsuit-
able for the current integrated circuits due to their requirement for a constant DC supply 
voltage at different power domains. Therefore, designing a DC-DC converter, which can 
provide regulated DC output voltage at varying battery input voltages, has become impera-
tive. Furthermore, the constant increase in circuit complexity, their smaller size and higher 
speeds have given rise to greater challenges in DC-DC converter design. A state-of-the-art 
DC-DC converter for today’s portable integrated applications should possess the following 
characteristics: 
 
1. High power efficiency 
2. Small size (~1mm2 or smaller). 
3. No off-chip components (or small amount). 
4. Higher current delivering ability 
5. Wider input voltage range (should be directly able to operate with current batteries 
such as Li-ion having input voltage range 4.2-2.6V) 
6. Low output voltage ripple (10-50mV or smaller) 
In order to reduce power consumption, the present trend in digital integrated circuits is the 
use of Dynamic Voltage Scaling (DVS). In DVS, supply voltage of a digital circuit is low-
ered to reduce the power consumption of the circuit. According to [1] supply voltage has 
got a quadratic relationship with power consumption. i.e.:. 
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 2( )CONSUMED SUPPLYP V∝  (1.1) 
 
However, decreasing the supply voltage comes at the cost of circuit operating speed. As 
digital circuits are not operating all the time at higher speeds, voltage scaling can be done 
in times of lower speed operations, thereby reducing the power consumption. Thus DC-DC 
converters should provide scalable output voltages for DVS. 
 
These factors pose various design challenges on DC-DC converter design for portable 
electronics applications. Various design methods are adopted to meet the above perform-
ance parameters. These different design approaches have led to the division of DC-DC 
converters into two main types, i.e. Linear and Switching converters. The next section 
deals with these main classifications of DC-DC converters in detail. 
1.2 Classification of DC-DC converters 
Based on their circuit operation, DC-DC converters are divided into two main types: Lin-
ear and Switching DC-DC converters. Furthermore, switched DC-DC converters have a 
more general classification of Buck and Boost converters. Buck converters provide an out-
put voltage lower than the input voltage, while in Boost converters output voltage is higher 
than their input voltage. Figure 1-2 shows the main divisions of DC-DC converters.  
 
Following text explains briefly different types of DC-DC converters. 
 
1.2.1 Linear Regulators 
Due to their simple design and smaller size, linear regulators are employed in a large num-
ber of applications. Linear regulators regulate the output voltage by changing the resis-
tance of the active transistor [2]. As the output current is taken entirely from the input 
source through a controlled transistor resistance, the maximum efficiency of the linear 
regulator is limited to the ratio of the output voltage to the input voltage (VL/VBAT). This 
efficiency limitation becomes quite critical when the difference between the battery and 
output voltage, also called the dropout voltage, is quite large. As a result, the use of linear 
regulators is only efficient for lower dropout voltages. 
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Figure 1-2. Classification of DC-DC converters [5] 
1.2.2 Switching Regulators 
The main transistor in switching regulators has either an ‘on’ or ‘off’ condition. This pro-
vides intermittent bursts of energy at the output. This working principle is different from 
that of the linear regulators, where the transistor operates in the active region all the time. 
As the transistors remain in saturation or cutoff region most of the time, switching regula-
tors provide a much higher level of efficiency than linear regulators, which theoretically 
can go up to 100%. However, switching regulators are much more complex to design than 
linear regulators. They also generate Electromagnetic Interference (EMI) problems due to 
their switching action. On the basis of their main energy transfer components, switching 
regulators are further divided into Switched Capacitor (SC) converters and Magnetic 
switching mode converters. 
 
Magnetic switching regulators consist of an inductor to smooth out the output ripples, 
which exist due to the switching operation of the regulator. Theoretically, these regulators 
are able to provide 100% efficiency, but the main problem with these regulators is their 
bigger size, which makes them unsuitable for integrated applications. Recent works [3],[4] 
have been able to design these regulators using monolithic inductors, but the space taken 
up by these regulators is still quite large. Magnetic regulators are further divided into For-
ward and Fly-back regulators. In Forward regulators, the energy goes from the input 
through the magnetic components and then to the load simultaneously. Fly-back regula-
tors, on the other hand, first store energy from the input in the magnetic components and 
later release it to the load [5]. 
 
If the energy transfer component in switching converter is a capacitor rather than an induc-
tor, resulting converters are categorized as Switched Capacitor (SC) DC-DC converters. 
More elaborated explanation of SC converters will be dealt in chapter 2. Here a brief 
summary for advantages/disadvantages of different DC-DC converter types is presented in 
Table 1. 
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Table 1 Advantages/disadvantages of different DC-DC converter types 
Converter Types Advantages Disadvantages 
Linear converters • High Efficiency for low 
dropout voltages 
• Lower output ripples (practi-
cally no ripples) 
• Smaller size, ease of integra-
tion 
• Simple design 
• Less EMI 
• Poor Efficiency for high 
dropout voltages 
• Can provide only output 
voltages lower than input 
voltage 
 
Magnetic switching converters • Very high efficiency 
 
• More complex design 
• Not easily integrated 
• Bigger size 
• EMI problem 
SC converters • Ease of integration 
• Higher efficiency than linear 
regulators with large dropout 
voltage (same for LC) 
• Smaller size compared to 
magnetic switching regulators 
• Can provide higher or oppo-
site polarity voltages (same 
for LC) 
 
• Only discrete number of 
output voltages are possible 
at peak efficiency. Scalable 
output voltage generation is 
difficult to obtain. 
• Lower output current than 
Magnetic regulators 
• Less efficient than Magnetic 
switching regulators 
 
 
1.3 State-of-the-art DC-DC converters 
Due to increased demand of small-sized and highly-efficient portable electronic systems, 
design requirements for DC-DC converters are becoming more and more challenging. Up 
till now, magnetic switching converters have offered the best possible efficiency but the 
bigger size and electromagnetic interference (EMI) generated by these regulators make 
them unsuitable for future miniature electronic systems. Therefore, emphasize of converter 
design is shifting towards Switched Capacitor (SC) DC-DC converters for future miniature 
applications. 
 
SC DC-DC converters not only provide smaller size than magnetic switching converters, 
but they are also comparable and even superior to magnetic converters in terms of effi-
ciency at low power levels. In addition, SC technology can have less EMI if operated with 
a single switching frequency clock. These evident benefits have led to increased research 
in the field of SC DC-DC converters. However, like all other design approaches, SC con-
verters have some design limitations. Few of these are listed below: 
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1. It is estimated that the current Li-Ion batteries will dominate the industry for at-
least five to ten more years [30]. Output voltage of these Li-ion batteries vary from 
4.2-2.6V [1]. This voltage poses a design problem in advanced silicon processes, as 
these voltages are much higher than voltage breakdown of the process. Because of 
this limitation, most of the current SC DC-DC converters operate at a lower input 
voltage generated by off-chip switching regulator. 
2. SC converters have only discrete number of output voltages at peak efficiency i.e. 
scalable output voltage generation with equally high efficiency is difficult to ob-
tain. 
3. Integrated capacitors posses high value of bottom plate capacitance associated be-
tween bottom plate capacitor and substrate. If the capacitors are implemented with 
bottom plate connected to some other potential than ground a huge amount of 
power loss occurs during circuit operation due to charging and discharging of bot-
tom plate capacitance.  
4. Large currents require bigger capacitors in the design. This makes the size and 
losses associated with these capacitors quite big. Special silicon processes are re-
quired to produce high-density and linear integrated capacitors. 
 
Recent works have tried to overcome these design limitations by introducing various novel 
techniques. References [7],[8] are examples of small size, fully integrated DC-DC con-
verters in 45nm technology, while works [9],[10], provide scalable voltage conversion as 
well.  For higher current designs, [11] is able to deliver 200mA of output current with an 
active area of only 0.37mm2 in 32nm technology.  
 
In the domain of magnetic switching converters, references [3],[4] are examples of designs 
with fully monolithic inductors. The sizes occupied by these converters are 3.76mm2 and 
1.592mm2 respectively.  
 
From the above discussion it is evident that state of the art monolithic SC DC-DC con-
verter at the time of writing this thesis should possess the following properties: 
 
1. Should directly operate from Li-ion battery. 
2. Should provide a lower output voltage in range of 1-0.8V for near-future 32 and 
28nm silicon processes. 
3. Should provide scalable output voltage. 
4. Should be fully integrated. 
5. Should be as small as possible in size (~1mm2 or smaller). 
6. Should possess efficiency comparable to the magnetic converters.  
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1.4 Design targets 
Based on above discussion, design targets for this thesis have been presented in the Table 
2. Due to the increased circuit complexity, this thesis focuses on the analysis and design of 
the power stage of DC-DC converter only. More importantly, power stage is the most cru-
cial converter element in determining efficiency and output ripple. Therefore, a proper 
design of power stage ensures that the circuit will work properly in closed loop operation. 
Full closed loop operation of DC-DC converter requires feedback circuitry as well, design 
of which however, is left for future research. 
 
Table 2 SC DC-DC converter design specifications 
Input Voltage 3.2-4.2V 
Output Voltage 0.9-1V 
Output Ripple 40mVp-p max  
Output Current 0-100mA  
Efficiency  60-80% 
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2 ON CHIP SWITCHED-CAPACITOR (SC) DC-
DC CONVERTERS 
2.1 Importance of SC converters 
The ever-growing increase in the demand for smaller and battery-efficient integrated 
circuits, have resulted in the need for a power management unit. In this context, 
switched capacitor converters, which are one of the main components of a power man-
agement unit, offer high potential for integration and smaller size. Although SC circuits 
tend to be less efficient than contemporary inductor-based switching converters, recent 
advances have developed various methods to reduce the loss mechanisms associated 
with SC designs.  
 
Judging by current trends in the integrated circuit industry, it is logical to assume that 
SC converters will become an essential part of power management units in integrated 
circuits. In the text to follow, basic operation of SC converter will be explained. Loss 
mechanisms associated with SC converters will be elaborated. The discussion will con-
tinue with the efficiency and load current analysis of common SC converter topologies 
and at the end various control schemes adopted in SC converters together with imple-
mentation issues will be addressed. This theoretical knowledge will form a basis for the 
design of state of the art dc-dc converter in Chapter 3. 
2.2 Basic operation of SC converter 
Consider the circuit shown in Figure 2-1, consisting of only switches and capacitors. 
The switches in the circuit are operated by two distinct non-overlapping clock signals, 
φ1 and φ2, so that the switches turn on when the clock signal is high.  
 
 
 
Figure 2-1. A 1:1 SC converter topology 
 
2. On-Chip Switched Capacitor (SC) DC-DC converters 16 
 
During φ1, the battery voltage starts charging the charge-transfer capacitor CT through 
switch 1. The charging time depends on the on-resistance of the switch and a small 
amount of voltage is dropped across the switch-on resistance. Similarly, during φ2 
switch 1 turns off, switch 2 turns on, and CT discharges into the load capacitor CL 
through switch 2. If the switch on-resistance is assumed to be negligible, then the output 
voltage at no-load condition (VNL) will be equal to the input battery voltage. Because of 
this, the SC converter topology shown in Figure 2-1 is called 1:1 SC topology. 
 
In practice, SC converters always have some load attached with them. Moreover, switch 
on-resistance Ron is not negligible. Due to these load and switch on-resistances, output 
voltage VL of the SC converter drops below the no-load output voltage VNL. The differ-
ence between the VNL and VL is known as dropout voltage and is given by ∆V = VNL- 
VL. It has been observed that VL is mainly dependent on output current, switching fre-
quency, and the charge transfer capacitor’s value. The value of VL is important in de-
termining the linear efficiency related with the SC converter given by [1]. 
 
 LLIN
NL
V
V
η =  (2.1) 
 
Equation (2.1) implies that a smaller value for VL will result in a loss in efficiency, and 
thus it is not possible to use a single SC converter topology in a power-efficient way, if 
multiple output voltages are desired.   
 
The limitation imposed on the linear efficiency by SC converters demands the need for 
separate SC converter topologies whose output voltages are quite near to their no-load 
voltages. Recent developments of SC converter topologies are able to produce no-load 
voltages of 1, 1/2, 1/3, 2/3, 3/4, 1/4, 2/5 and 3/5 of battery voltages, etc [1], [6]. Other 
topologies can also be made by changing the configuration of the SC structure. There-
fore, if scalable output voltages are required, various topologies need to be switched in 
the main circuit, so that the overall dropout voltage always remains low. Figure 2-2 
shows some common topologies of SC converters. 
2.3 Loss mechanisms in SC converters 
 
Various loss mechanisms exist in SC converters due to which power efficiency of SC is 
greatly suffered. Most important of these loss mechanisms are explained below: 
2.3.1 Linear Efficiency Loss 
In all SC converter topologies, maximum power efficiency is limited by equation (2.1), 
where VL is the output voltage of DC-DC converter, and VNL is the output voltage at no 
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load condition. This efficiency loss due to topology structure is known as linear effi-
ciency loss. The reason for linear efficiency loss is due to charging and discharging of 
energy-transfer capacitors, where the charge-transfer currents cause power losses dissi-
pated mainly in the capacitor series resistance (RESR) and the switch on resistance RON 
[15]. 
It has been observed that VL is mainly dependent on output current, switching frequency 
and charge-transfer capacitors value. A lower value of VL will result in lower efficiency, 
which is one of the major drawbacks of SC converters. As a result, in order to obtain 
similar efficiency for large range of output voltages, multiple topologies are required so 
that VL is always quite close to VNL [9]. 
 
 
 
Figure 2-2. Some common SC converter topologies a) 1by1 b) 1by2 c) 2by3 d) 3by4 e)1by3 [1]  
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The above statement can also be expressed in terms of dropout voltage, which is given 
as ∆V = VNL- VL. For the same switching frequency and charging capacitor values, 
smaller dropout voltage will result in higher efficiency but lesser output current. Thus, if 
a certain topology is unable to provide required output current at certain dropout volt-
age, a higher VNL topology is used. Use of higher VNL will result a drop in efficiency 
but load current requirements will be met [9].  
 
As the maximum efficiency can be achieved only with minimum possible drop out volt-
age; switching frequency, charging capacitor size and switch conductance must be in-
creased to reduce dropout voltage value.  
2.3.2 Bottom Plate Capacitance Loss 
In SC converters, parasitic capacitances exist from the bottom plate of the charge trans-
fer capacitors to ground. The bottom plate capacitance can be up to 5-20% of the total 
charge-transfer capacitance and constitute a major role in SC circuits transfer functions 
[1]. In gate-oxide implementation of capacitors with N-well as a bottom plate, the para-
sitic arise due to reverse-biased diode capacitance of N-well, p-substrate junction [1]. If 
CBP represent the bottom plate capacitance of the charge transfer capacitance CT, then  
                                                         
 .BP TC Cα=  (2.2) 
                 
Where α  is a constant and can be from 5-20% for on-chip capacitors oxide capacitors 
[1]. 
 
The power loss associated with bottom plate capacitance is given as [28]: 
 
 2, ,. .bp sw bp i bp i
i
P f C V= ∑  (2.3) 
 
Where fsw is switching frequency, Cbp is bottom plate capacitance and Vbp is the maxi-
mum voltage swing across bottom plate capacitance. 
 
Consider a SC converter topology shown in Figure 2-3.  The circuit operates in two dis-
tinct and non-overlapping phases 1ϕ  and 2ϕ . In phase 1, switches connected with 
1ϕ turn on, charging the two charge transfer capacitors CT at half of battery voltage 
VBAT.  
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Figure 2-3. SC 1/2 topology with bottom plate capacitance [1] 
 
In this phase the switches connected to 2ϕ  are open. Similarly, in phase 2 switches con-
nected to 2ϕ  turn on, charging the output capacitor CL through the charge-transfer ca-
pacitors CT. The process repeats in next cycle. 
 
Bottom plate capacitance associated with upper charge-transfer capacitor CT also gets 
charged to VBAT/2 during 1ϕ . During 2ϕ , this bottom plate capacitance gets connected to 
the ground terminal and useful energy stored in the CBP capacitor is wasted. If the bot-
tom plate capacitance is big enough, then this energy loss can result in notable effi-
ciency degradation [1]. 
2.3.3 Gate Drive Loss 
When a transistor is switched on in SC converters, parasitic capacitances associated 
with the transistor switches get abruptly discharged to zero [17]. Power consumed in 
this process is given by [27]. 
                                              
 = ∑ 2,. .sw sw MOS i i
i
P f C V  (2.4) 
                                                                             
Where CMOS represents any of the MOS transistor capacitances e.g. Cgs, Cgd, Csb, and 
Cdb etc, while Vi  represents the maximum voltage swing across these capacitors (see 
Figure 2-4). Overall switching loss Psw will then be the sum of the power losses of all 
these capacitors Cgs, Cgd, Csb, and Cdb.  
CGD
CGS
CDS
CBS
CDB
D
S
G
 
Figure 2-4. MOS transistor parasitic capacitances 
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Increasing the width of the transistor is associated with bigger transistor parasitic ca-
pacitances and will eventually increase the gate drive loss. On the other hand, bigger 
transistor width results in smaller RON, which will decrease the conduction loss. Hence, 
there is an optimum width of the transistor at which efficiency is maximum. 
 
Overall efficiency equation of the SC converter will then include all the above men-
tioned losses, and it is given by: 
 
 η = + + +
o
o SW bp Cntrl
P
P P P P
 (2.5) 
 
Here Po is total output power, Psw is switching power loss, Pbp is bottom plate capaci-
tance power loss and Pcntrl is the control circuitry power loss. 
2.4 Power delivery analysis 
Consider SC converter 1/2 topology shown in Figure 2-3. For analysis purpose we will 
consider that the bottom plate capacitance is negligible. In phase 1, switches connected 
with 1ϕ turn on, charging the two charge transfer capacitors CT at half of battery voltage 
VBAT. Energy extracted from the battery during 1ϕ is given by [9]: 
 
 BAT T BATE =C .V . VΔ  (2.6) 
 
Where ∆V is given by ∆V = VNL- VL. 
 
During 2ϕ   charge transfer capacitors CT get connected to the load and transfer a charge 
twice than the charge gained in 1ϕ . Hence the energy delivered to the load in is given by 
[9]:  
 L T LE =2.C V VΔ  (2.7) 
 
Linear efficiency of the SC converter is given by: 
 
 
2. .
. . / 2
L T L L
LIN
BAT T BAT BAT
E C V V V
E C V V V
η Δ= = =Δ  (2.8) 
 
As VBAT / 2=VNL so     
 1NLL LLIN
BAT NL NL NL
V VE V V
E V V V
η ⎛ ⎞− Δ Δ= = = = −⎜ ⎟⎝ ⎠  (2.9) 
                                                                                                            
The power delivered to the load is given by [9]: 
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 η= = = Δ =. 2. . . . . .Lo L s T L s BAT s LIN
s
EP E f C V V f E f
t
 (2.10) 
                                                                        
Where fs is switching frequency of converter and ts is the switching period. 
 
It can be seen from Equation (2.10) that the power delivered to the load can be in-
creased by increasing the switching frequency and/or the charge-transfer capacitor 
value. Moreover, increasing ∆V will cause increase in the amount of power delivered to 
the load, but it will result in decreased linear efficiency. Therefore, if a topology is un-
able to provide enough power at the output, a higher topology should be used having 
higher ∆V to meet the load requirements [9]. 
 
Reference [1] reports improvement in conventional SC converter topologies shown in 
Figure 2-2. The improved topologies possess higher current delivering ability. In con-
ventional SC converter topologies, battery voltage has no direct connection with the 
load. During φ1, charging capacitors get charged from the battery voltage with no con-
nection to the load, while in φ2 load capacitor is charged to VL by the charging capaci-
tors. This conventional process can be improved, for more output current, by providing 
a path from battery voltage to load during both charging phases φ1 and φ2. For clear un-
derstanding consider a conventional 1:1 SC converter topology shown in Figure 2-5 [1].  
 
The topology can be improved for delivering more output current by connecting the 
ground terminal of bottom most charge transfer capacitor to the load.  According to [1], 
“If a particular gain setting in the previous version gave out a voltage ratio of p/q, then 
by connecting the ground terminal of the bottom-most charge-transfer capacitor during 
φ1 to the load terminal, a gain setting with a voltage ratio of p/(p + q) can be obtained.” 
 
The improved topology shown in Figure 2-5, results in charging the load capacitor in 
both phases of converter. This results in higher output current. It has also been observed 
that the improved topologies provide lower bottom plate parasitic losses [1]. Figure 2-6 
shows some common topologies for SC converters with output current enhancing im-
provement. 
 
Figure 2-5. SC converter structure improvement for higher output current 
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Figure 2-6. Improved gain setting of SC topologies a) 1by1 b) 1by2 c) 1by3 d) 2by3 e) 3by4 [1]  
 
2.5 Output ripple  
One of the major concerns in DC-DC converter design is the output voltage ripple, since 
many electronic circuits require extremely smooth output voltage. Therefore, the need 
for low ripple DC-DC converters becomes evident. It has been observed that the output 
ripple of SC DC-DC converter can be reduced by [21]: 
 
1. Increasing the switching frequency. 
2. Decreasing the load current. 
3. Increasing the charge-transfer capacitor value. 
4. Increasing the load capacitor value. 
5. Reducing the RESR of the capacitors 
6. Keeping the clock duty cycle far from 0 and 100%  
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Among all, the most influential parameters for output ripple in SC converters are load 
capacitance and duty cycle. An optimum value of duty cycle and bigger load capaci-
tance value will result in smaller output ripple [24].  
 
In designs where smooth output voltage is of main importance, various schemes have 
been implemented to reduce the output ripple voltage. One major approach is known as 
Interleaving [25]. The main idea of interleaving scheme is to give less time for dis-
charge the output capacitor, so to lower the output ripple [26]. 
 
Figure 2-7 shows a basic 1/3 SC topology. The topology can be operated with or with-
out interleaving as explained below.  
 
In normal operation of the converter without interleaving, each capacitor gets charged to 
1/3 of input voltage during φ1. In φ2, all the charge transfer capacitors are connected in 
parallel with each other and get discharged through CL simultaneously. This results in 
the voltage curves shown in Figure 2-8 (a).  If lower output ripple is desired, interleav-
ing approach is implemented. The main idea is to discharge each charge transfer one by 
one into the load capacitor. This will result in lesser time to discharge the capacitors and 
hence the output ripple will be smaller. Voltage waveforms of SC converter with inter-
leaving are shown in Figure 2-8(b). 
2.6 Control schemes 
Various schemes have been presented in the literature, which can regulate the output 
voltage of an SC DC-DC converter by changing some relevant parameters like switch 
ing frequency, pulse width, charging current and charge transfer capacitor value. Some 
of the most important schemes are presented below. 
 
VL
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VBAT
φ1
φ1
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φ23
 
Figure 2-7. Basic 1/3 SC topology [25] 
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2.6.1 Pulse Frequency Modulation (PFM) 
Pulse frequency modulation, or pulse skipping modulation, is one of the most common 
schemes employed in SC dc-dc converter designs [18].  Its main principle of operation 
is shown in Figure 2-9. 
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φ23
 
Figure 2-8. (a) Voltage Waveforms without interleaving (b) Voltage waveforms with interleaving 
[25]  
 
 
Figure 2-9. Pulse Frequency Modulation 
 
When load voltage VL falls below a certain defined lower threshold voltage VLTH, the 
VCNTRL signal goes to its high level. A high level VCNTRL permits the clock signal to get 
connected to the SC stage, allowing the output capacitor to get charged through the 
charging capacitors. This will eventually raise the output voltage back to the VDESIRED 
value. In the same manner, when the load voltage goes above the defined threshold 
voltage VUTH, the VCNTRL signal goes low, disabling the clock connection from SC 
stage, thereby bringing the VL back to VDESIRED. 
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In some implementations of the pulse frequency modulation scheme, the clock fre-
quency can also be changed to control the output voltage VL.  As higher switching fre-
quency leads to more switching losses, the decrease in frequency at smaller loads results 
in higher efficiency for lighter loads [19]. 
 
2.6.2 Pulse Width Modulation (PWM) 
By controlling the pulse width of the clock pulse in SC converters, the charging time of 
the capacitors can be controlled. This charging time eventually controls the amount of 
charge transferred to the load capacitor and, therefore, the output voltage.  This form of 
feedback scheme, implementing changing pulse width to the clock signal, is known as 
pulse width modulation. It has been observed that the output ripples and efficiency of 
SC converter are dependent on the pulse width [20],[21]. A changing pulse width will 
result in varying output ripple voltage and efficiency. Pulse width modulation scheme, 
in this context, has the drawback of not achieving optimum efficiency and minimum 
output ripples. 
2.6.3 Digital Capacitance Modulation (DCM) 
In a digital capacitance modulation scheme, in order to control the output voltage, the 
amount of charge transfer capacitance involved in the SC converter is changed. For ex-
ample, if a 4 bit DCM scheme is used, SC structure can be designed with 1x, 2x, 4x and 
8x sized charging capacitors. In the beginning 1x topology is inserted into the main cir-
cuit and if the load current demands are not met, a 2x or higher topology can be inserted 
in the main circuit to meet to load current demand. [19]. One example of DCM algo-
rithm can be seen in Figure 3-2. 
 
For optimum efficiency, the switch resistance should be such that the charging capaci-
tors settle down during phase 1 or phase 2. This means that the switch width is also 
changed in DCM when changing the charging capacitor value. This will help in reduc-
ing the bottom plate parasitic capacitance and/or switching losses [1]. 
 
A DCM control scheme has the advantage of having lower EMI interference compared 
to PFM, due to constant frequency operation. This property makes this scheme useful 
for the mixed signal IC designs where the noise generated can interfere with digital cir-
cuits [19]. Additionally, DCM bottom plate capacitance and switching losses scale 
down at lower load currents due to smaller transistor widths. 
 
2.6.4 Quasi Switched-Capacitor (QSC) configuration  
In a quasi switched-capacitor scheme, capacitor charging current is changed in order to 
control the output current. In this scheme, the MOS transistors are operated in the satu-
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ration region and the gate voltage of the MOS is used to control the output voltage. QSC 
scheme has got two main problems: 1) the conduction loss of the MOS transistors in-
crease in the saturation region; 2) when the load current increases and comes to a limit, 
the switch will work from the saturation to the triode region, so it doesn’t let the input 
current control achieve the fixed output voltage [22]. 
 
Using the QSC scheme makes the input current of the converter continuous. This re-
duces the EMI introduced by a pulsating current and the transistors do not need to be 
over-rated in order to cope with the short duration of instantaneous charging current 
stress. These converters are small, have low EMI and a lower output ripple. The design 
approach consists of two SC topologies in parallel working in anti-phase with each 
other. Because the linear charging process of the capacitors is dependent on the applied 
gate voltage, the output voltage is less affected by the supply voltage variations [23]. 
 
A brief summary for advantages/disadvantages of different feedback control schemes is 
presented in Table 3 
Table 3. Advantages/disadvantages of different feedback control schemes in dc-dc converters  
Control Schemes Advantages Disadvantages 
Pulse Frequency Modulation • Ease of implementation 
 
• Generates EMI problem due to 
presence of harmonic compo-
nent of changing clock fre-
quency 
Pulse Width Modulation • Ease of implementation 
• Constant frequency scheme so 
less EMI generation problem 
 
• Optimum efficiency is not 
achieved due to changing pulse 
width 
• Minimum output ripple is not 
possible due to changing pulse 
width. Output ripple is depend-
ent on clock pulse width 
• Constant frequency makes the 
switching losses higher at 
smaller loads 
Digital Capacitance Modula-
tion 
• Constant frequency scheme so 
less EMI problem 
• Bottom plate parasitic capaci-
tance losses and/or switching 
losses reduce at smaller load 
currents. 
• Requires more complicated 
structure of charge transfer ca-
pacitors  
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Quasi Switched Capacitor con-
figuration 
• Low EMI due to continuous 
input current 
• Smaller size 
• Lower output ripple 
• Less influence of supply volt-
age variations 
• Conduction loss of MOS tran-
sistors is more 
• In limiting case of load current, 
MOS transistor goes from satu-
ration to triode region There-
fore, not allowing the input cur-
rent to control the output volt-
age. 
 
2.7 Implementation issues 
 
Main circuit components in SC converters are capacitors and switches. These switches 
were implemented before by diodes but with the advent of MOS technology, MOS tran-
sistors are becoming increasingly popular due to their small dropout voltage in inte-
grated circuits. Implementing MOS transistors as switches, pose a number of implemen-
tation issues. We will address these practical implantation details, one by one for MOS 
transistors and integrated capacitors in the topics to follow: 
2.7.1 MOS transistor switch implementation 
An ideal switch in SC converter has zero on-resistance and no parasitic capacitance as-
sociated with it. In practice, there is always a compromise between on-resistance and 
parasitic capacitance. Increasing the width ‘W’ of the MOS transistor will result in 
smaller on-resistance, but on the other hand it increases the parasitic capacitance of the 
switch. As discussed in Section 2.3.3, smaller switch-on resistance decreases the con-
duction loss and bigger parasitic capacitance increases the switching losses. A bigger 
gate parasitic capacitance will also require larger current to charge it up. This will result 
for a need of bigger input buffer. Therefore, there is optimum width Wopt of the transis-
tor at which both losses are minimal and efficiency is at maximum. 
 
MOS transistors need to be operated in triode region for minimum on-resistance. Gate 
voltages should also need to be close to the transistor rating to improve conduction. A 
higher gate voltage will be able to charge the gate parasitic capacitance faster and there-
fore conduction will be improved. However, higher gate drive voltages increase the gate 
drive loss. Some important concerns about MOS switch implementation are mentioned 
below: 
 
1. Drive the transistors with the maximum drive level possible to improve conduc-
tion. 
2. NMOS is preferred option over PMOS because of higher mobility and smaller 
size. 
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3. Use the transistors with the voltage rating close to the gate drive voltage to op-
timize their size. 
4. Implement a dead time between different phases of converters, to eliminate pos-
sible short-circuit current. 
5. Bulk terminal is normally biased with the highest voltage possible in PMOS and 
with lowest possible voltage in case of NMOS. 
6. Instantaneous voltages appearing at the nodes of circuit after the switching from 
one phase to another are important and can damage the devices. Their affects 
should also be considered [27]. 
 
Due to the presence of different driving voltage requirements of transistors, in SC con-
verters, required gate voltages of the MOS transistors in SC converter can be different. 
These driving voltage requirements pose a need to design level shifters for driving the 
transistors operating at different voltage levels. 
 
2.7.2 Integrated capacitor implementation issues 
Shrinking size of electronic devices with technology improvements has resulted in the 
need for smaller and more efficient integrated circuits. Therefore, technology is shifting 
now from off-chip implementation of capacitors to on-chip integrated capacitors.  On-
chip capacitor implementation poses a lot of problems: 1) the quality factor associated 
with integrated capacitors is very small compared to the off-chip capacitors; 2) the para-
sitic capacitance associated with the on-chip capacitors can be huge proportion of total 
capacitance. Moreover, it is very difficult to achieve bigger on-chip capacitance without 
compromising on the chip area.  
 
Integrated capacitors can be implemented by different techniques e.g. Metal Insulator 
Metal (MIM) capacitors, Metal Oxide Metal (MOM) capacitors, Gate-oxide capacitors, 
Poly-metal capacitors, double poly capacitors, etc. Gate oxide capacitors offer the larg-
est capacitance per area, but they are highly non-linear and, additionally, gate oxide 
capacitors have high bottom plate capacitance to the substrate (5-15%). Double poly 
capacitors can be the second efficient solution. They have lower capacitance per unit 
area than thin oxide, but have smaller stray capacitance (about 5%) [29]. Other inte-
grated capacitors have low energy densities with lower parasitics e.g. MIM capacitors.  
Some specialized processes offer a high-metal layer high density capacitor with a rea-
sonable energy density and low parasitics [28]. Table 4 summarizes the parasitic capaci-
tance factor α and maximum efficiency η of common capacitor types. A 0.1 value of α 
will mean that the parasitic capacitance is 10% of original value. 
Table 4 Practical capacitor type properties [29]. 
Capacitor type α η  (max) % 
Poly-metal 0.2-0.5 50-64 
Thin oxide 0.05-0.15 68-80 
Double-poly 0.05 80 
External 0.002 95.6 
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3 INTEGRATED IMPLEMENTATION OF SC DC-
DC CONVERTER 
Chapter 2 provided a basic theoretical knowledge related with switched capacitor con-
verters. Performance differences of SC technique were compared with other conven-
tional approaches.  Moreover, different loss mechanisms associated with SC converters 
were elaborated in details. This knowledge will now form basis for the design of state of 
the art DC-DC converter presented in this chapter. Based on the current design needs, as 
presented in 1.3, key specifications for the required dc-dc converter are given in Table 2 
 
3.1 Proposed Design 
The proposed design for SC DC-DC converter is presented in Figure 3-1. Apart from 
SC power stage, the circuit requires additional blocks for operating as a DC-DC con-
verter. A short explanation of these blocks with their intended operation is provided 
below. 
3.1.1 Feedback Control Unit 
Function of feedback control unit is to change the necessary parameters in clock genera-
tor based on the comparison of output voltage with a reference voltage.  For example, if 
the output demands more current, feedback control unit can ask the clock generator to 
increase the clock frequency. Similarly, if Digital Capacitance Modulation feedback is 
used, control unit can ask the clock generator to insert additional capacitance for heavier 
load current demand. This is done by providing clock signal path to additional capaci-
tance stage. Feedback control unit will also ask the clock generator to change the SC 
power stage topologies, by blocking clock to some transistors, in case load cur-
rent/voltage requirements are not met. 
 
One example of Digital Capacitance Modulation feedback algorithm is presented in 
Figure 3-2. Operation starts with initial charge transfer capacitance of 1x.  Feeback 
compares the output voltage with two threshold voltages Vref+ΔV and Vref-ΔV. If the 
output voltage is lower than Vref-ΔV, either charge transfer capacitance or switching 
frequency Fs is increased to meet load demand. On the other hand, for output voltages 
higher than Vref+ΔV, SC structure switches to lower charge transfer capacitance val-
ues and/or lower switching frequencies. 
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Figure 3-1. Proposed SC DC-DC converter block diagram 
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Figure 3-2. One example for DCM Feedback Algorithm 
 
3.1.2 8-Phase Quadrature Clock Generator  
The proposed SC topologies work with eight phase interleaving approach. Interleaving 
requires designing of eight phase quadrature clock generator. In addition to clock gen-
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eration, the clock circuit should be able to block clock signals to some transistors in 
power stage. This is done in order to change the SC topologies.  
 
A four stage differential ring oscillator was designed to implement the clock generator. 
Output of the clock generator is followed by level shifters in order to meet the require-
ments of some transistor clock voltages. Design of differential ring oscillator and level 
shifters in explained in detail in Section 3.7.      
3.1.3 Topology Selector 
SC topologies need to be switched based on the different input voltage requirements. 
This is required in order to preserve linear efficiency of converter. Topology selector  
 
will compare input voltage with certain set of reference voltages and select certain to-
pology which provides best possible efficiency for that range of input voltage. 
3.1.4 Bias Voltage Generator 
Additional bias voltages are required for buffer drivers attached with the power transis-
tors. A separate internal bias voltage generator is required in order to generate these 
voltages. Design of bias voltage generator should take this fact into consideration that 
the bias voltages are in relation with input voltage. If the input voltage changes, some of 
the bias voltages in circuit should also change in same amount. For example a 1V in-
crease/decrease in input voltage will require 1V increase/decrease in some of the bias 
voltages.  
 
Next sections from 3.2 to 3.4 explain the design of SC power stage in more detail. 
3.2 Topology Selection 
Wide range of input voltage requirement poses a design challenge due to linear effi-
ciency loss, given by equation (2.1). Different SC topologies need to be switched in the 
main circuit to preserve efficiency. For our design requirements three SC topologies 2/5, 
1/3, and 2/7 were chosen for the varying input voltage requirements.  Assuming 0.2-
0.25 V ∆V is required to meet load current demands, calculations below show that the 
maximum theoretical efficiency will vary from 83.33 to 67.85%. 
 
First Input Voltage Range: 3.2-3.5V 
SC topology chosen: 2/5  VL(required) = 0.95V 
 
@3.2 (3.2).(2 / 5) 1.28NLV V= =  (1 (1.28 0.95) /1.28) 74.21%η = − − =  
@3.5 (3.5).(2 / 5) 1.4NLV V= =  (1 (1.4 0.95) /1.4) 67.85%η = − − =  
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Second Input Voltage Range: 3.5- 4V 
SC topology required: 1/3  VL(required) = 0.95V 
 
@3.5 (3.5).(1/ 3) 1.16NLV V= =  (1 (1.16 0.95) /1.16) 81.89%η = − − =  
@ 4 (4).(1/ 3) 1.33NLV V= =   (1 (1.33 0.95) /1.33) 71.42%η = − − =  
 
Third Input Voltage Range: 4-4.2 V 
SC topology chosen: 2/7  VL(required) = 0.95V 
 
@ 4 (4).(2 / 7) 1.14NLV V= =   (1 (1.14 0.95) /1.14) 83.33%η = − − =  
@ 4.2 (4.2).(2 / 7) 1.2NLV V= =  (1 (1.2 0.95) /1.2) 79.16%η = − − =  
 
Figure 3-3 shows calculated theoretical linear efficiency for different input voltages 
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Figure 3-3. Theoretical linear efficiency versus Input voltage 
 
The proposed 2/5, 1/3 and 2/7 topologies are presented in Figure 3-4. The combined 
topology was made by uniting all topologies together. During the operation of SC, these 
topologies will switch into the circuit depending upon the load and input voltage re-
quirements. The operation of the above mentioned topologies is shown in Figure 3-5 to 
Figure 3-7. 
 
During the φ1, Load capacitor CL is charged from battery voltage, through charge-
transfer capacitors CT1 to CT4. Charge transfer paths for each topology are shown by red 
arrows in respective figures. Similarly in φ2, charge accumulated by charge transfer 
capacitors is transferred to load capacitor by connecting them together. Different capaci-
tor arrangement in SC topologies results in the unique no-load voltages at the output. 
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Figure 3-4. Proposed SC topologies for required design a) 1by3 b) 2/5 c) 2/7 d) Combined 
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Figure 3-5. Working operation of 2/7 topology a) 2/7 topology b) phase 1 operation b) phase 2 op-
eration 
 
Figure 3-6. Working operation of 1/3 topology, a) 1/3 topology b) phase 1 operation b) phase 2 op-
eration 
 
 
Figure 3-7. Working operation of 2/5 topology, a) 2/5 topology b) phase 1 operation b) phase 2 op-
eration 
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During the closed loop operation of SC converter, above topologies will be configured 
in the main switching matrix based on the input voltage range and output voltage. If the 
output voltage falls below a certain value for a certain topology, a higher topology is 
needed to meet up the load current requirements.  
 
The design of a closed-loop feedback circuit was not in the scope of this work. The se-
lected topologies will be switched manually in simulations and measurements to check 
the performance for all voltage range. 
3.3 Switch Implementation 
Advanced CMOS processes with gate lengths of 45nm or lower possess a drawback of 
having break down voltages of 1.8V or lower. Currently many of the portable electron-
ics devices are operated from Li-ion batteries whose voltages can go up to 4.2V. There-
fore, design an integrated DC-DC converter operating at such higher input voltages be-
comes a challenge due to lower MOS breakdown voltages.  
 
One solution of above problem is to use cascoded MOS structures. The idea is to con-
nect the MOS transistors in cascoded configuration so that the overall voltage across the 
single MOS transistor does not go beyond 1.8V. As an example, consider 2/7 topology 
shown in Figure 3-8. During the circuit operation, maximum and minimum possible 
voltages appearing at different nodes are shown in blue color. These voltages are calcu-
lated with assumption of no-load condition and ideal switches. It can be seen that SW1, 
SW2 and SW3 have maximum voltage of 3V across them. Therefore, transistor imple-
mentation of these switches, need to be cascoded in order to eliminate breakdown con-
ditions. 
 
Some practical limitations still remain in cascoded implementation of transistors. 
Firstly, in order to provide the same on-resistance, transistor sizes in cascoded imple-
mentation will be approximately double than their normal size, which will result in big-
ger size of overall layout. Secondly, the clock signal requirements will become complex 
for the cascoded implementation. 
 
The choice of using NMOS or PMOS depends on the specific location of MOS switch 
in the SC configuration. In normal cases, NMOS implementation is preferred over the 
PMOS because of higher mobility and smaller size for the same on-resistance.  This 
choice is also dictated by the ease of gate drive voltage generation. In some cases of SC 
implementation, PMOS transistor was preferred over NMOS because the drive voltages 
were easier to generate from level shifters. 2/7 SC converter topology with MOS switch 
implementation is shown in Figure 3-9. 
 
3. Integrated Implementation of SC DC-DC converter 36 
 
Phase-1 Phase-2
CL
1 2
CT1
CT2
CT3
2
1
2
2
12
2
1
4.2
3.0
3.0
1.8
1.8
1.2
1 1
2
1.2
1.8
CL
1 2
CT1
CT2
CT3
Vi=4.2 Vo=1.2
2
1
2
2
12
2
1
1.2
0
1.2
0
1.2
0
1 1
2
0.6
0.6
Vi=4.2 Vo=1.2
SW1 SW2
SW3
SW4
SW5
SW6
SW7
SW8
SW9
SW10
SW11
SW12SW13
SW1 SW2
SW3
SW4
SW5
SW6
SW7
SW8
SW9
SW10
SW11
SW12SW13
 
Figure 3-8. Maximum voltage conditions for 2/7 topology 
 
 
SW1, SW2 and SW3 have been implemented using cascoded transistors SW1a, SW1b, 
SW2a, SW2b, SW3a, and SW3b respectively. This was decided by observing the drain 
to source voltage VDS, gate to source voltage VGS, and gate to drain voltages VGD, across 
the MOS transistors, at highest input voltage of 4.2V.  The voltage across SW1-3 in 
such condition is 3V at no load condition. Therefore, connecting two MOS transistors in 
cascode, each rated 1.8V, avoids breakdown conditions. 
3.4 Capacitor Selection 
 
As discussed in section 2.3.2, bottom plate capacitance can be a major loss component 
in SC topologies, where floating capacitors are used.  Proposed design in this work is 
quite sensitive to bottom plate capacitance loss due to presence of floating capacitors. 
Moreover, high current at output demands the need for high density capacitor. These 
two requirements made the selection of the capacitors quite challenging.   
 
Three types of integrated capacitors, namely Metal-Insulator-Metal (MIM), Metal-
Oxide-Semiconductor (MOS) and Metal-Oxide-Metal (MOM), were analyzed for the 
proposed design.  Table 5 shows the advantages and disadvantages of these capacitors 
for integrated implementation. 
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Figure 3-9. MOS implementation of 2/7 topology 
 
 
 
Table 5 Integrated Capacitors advantages/disadvantages  
Capacitor type Pros Cons 
MOS capacitor • High capacitance density 7-9 
fF/um2 
• Higher bottom Plate capaci-
tance 5-15% [29]. 
• Non-linear CV curve 
MOM capacitor • Higher capacitance density 
then MIM cap.~ 3.8-
4.4fF/um2  
• Linear CV curve 
• Higher Bottom plate capaci-
tance then MIM capacitors 
MIM Capacitor • Low bottom plate capacitance 
• Linear CV curve  
• Smaller capacitance density.~ 
1-2 fF/um2  
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In regard of smaller bottom plate capacitance, MIM capacitors offer the best choice. 
However, MIM capacitors are not suitable in higher current designs due to extremely 
bigger size.  On the other hand, MOS capacitor, offer the best possible capacitance den-
sity, but it has high bottom-plate capacitance. Simulation results showed a drastic de-
crease in efficiency from 70% to 44% because of the MOS capacitor bottom plate ca-
pacitance.  Therefore, a compromise was made to choose MOM capacitors which offer 
acceptable capacitance density and lower bottom plate capacitance at the same time.  
 
MOM capacitor still consumes a huge portion of silicon chip. Standard eight phase In-
terleaving has been adopted to lower the output capacitor size for the required output 
ripple. In addition, output current specifications have been lowered from 100mA to 
16mA in order to keep the chip size in practical limits. 
 
Cadence design kit did not have a simulation model available for MOM capacitor so the 
value of capacitor was calculated using simple assumptions provided below. See Figure 
3-10 for reference. 
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Figure 3-10. Metal Insulator Metal (MOM) capacitor physical structure 
 
 
Metal Layer 2-8 thickness TM= 0.15um [35] 
Dielectric (between metal layers) thickness TD = 0.30um [35] 
3. Integrated Implementation of SC DC-DC converter 39 
 
Dielectric relative permittivity rε = 2.6 [35] 
Metal Layer width WM= 0.08um (minimum possible width) [33] 
Metal Layer Length LM= 10um (assumption) 
Separation between adjacent Metal layers d =0.07um (minimum possible separation) 
 
Assumption: Space covered by Vias is approximately half the area of metal layers. 
Therefore, the effective dielectric thickness becomes half of its original value i.e. 
0.30um/2 = 0.15um 
 
 
Overall height ‘h’ of M2-M8 MOM capacitor can be calculated as: 
 
 0.30Height h  (0.15 )(7) ( )(6) 1.95
2
mm umμμ= + =  (3.1) 
 
Overall area of one side of MOM cap plate ‘A’ 
  
 2. (1.95 )(10 ) 19.5Mh L m m mμ μ μ= = =  (3.2) 
 
 
2 12(19.5 )(8.85 10 / )(2.6)Capacitance   6.41
0.07
o rA m F mC fF
d m
ε ε μ
μ
−×= = =  (3.3) 
 
 Effective area of single MOM structure 
 2(0.08 0.07 )(10 ) 1.5  m m m mμ μ μ μ= + =  (3.4) 
 22
6.41Capacitance density = 4.27 /
1.5
fF fF m
m
μμ =  (3.5) 
 
 2parParasitic capacitance area A  = 2. . (2)(0.08 )(10 ) 1.6M MW L m m mμ μ μ= =  (3.6) 
 
 Parasitic Capacitance   81.8par o rpar
A
C aF
d
ε ε= =  (3.7) 
 Percentage bottom plate Capacitance = 1.28%par
C
C
=  (3.8) 
 
Above calculations show that MOM capacitors are superior to MIM capacitors in terms 
of capacitance density. In addition, bottom plate capacitance is comparable to MIM ca-
pacitor values. 
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3.5 Driver Design 
In integrated implementation of MOS switches, NMOS is preferred option over PMOS 
due to higher mobility and smaller on-resistance Ron. Initially all MOS switches in main 
SC configuration were implemented using NMOS except SW1.  This resulted in six 
different drive voltages for gate clocks, mentioned below. Moreover, three additional 
bias voltages were required for SW1b, SW2b, and SW3b.  
 
• Vin to Vss 
• Vin to Vin-Vdrive 
• VL+ Vdrive to VL 
• Vdrive to Vss 
• 2 Vdrive to Vss 
• VL+ Vdrive to Vss 
Here Vin is the input voltage, Vss is ground potential and Vdrive is the optimum VGS 
voltage. 
 
Additional complex circuitry is required to generate above different voltage, clock sig-
nals. Therefore, in order to make the clocking requirement simple, some MOS transis-
tors were replaced with PMOS transistors.  Moreover, buffer driver design also reduced 
the number of different clock voltage requirements. In the final circuit, only three clock 
voltages and some constant bias voltages are required for proper operation. Final clock 
voltage requirements are mentioned below: 
 
• Vin to Vin-Vdrive 
• 2Vdrive to Vdrive 
• Vdrive to Vss 
 
Voltage levels of above clocks are presented in Table 11. Based on above clock re-
quirements, three different buffers were designed to meet design needs. Among them, 
two buffer designs have no difference except the size of MOS transistors. Third buffer 
was designed as cascoded structure to operate at clock swings greater than breakdown 
voltage. Figure 3-12 and Figure 3-11 show the designed buffers for SC converter. 
3. Integrated Implementation of SC DC-DC converter 41 
 
 
Figure 3-11. Cascoded buffer design for clock voltages above breakdown limit [32]  
 
 
Figure 3-12. Buffer driver design  
3.6 Ripple Reduction 
Eight phase standard interleaving was used to reduce the output ripple within the re-
quired specifications. It also reduced the output capacitor value for required ripple 
hence reducing the overall layout size. 
 
Each interleaved stage was optimized to provide 2mA output current so that the overall 
output current from all eight interleaved stages became 16mA. Clock signals to each 
interleaved stage was delayed T/8, where T is the time period of clocking signal. 
3.7 Clock Generator Design 
Proposed SC topologies operate in eight phase interleaving operation. Eight phase inter-
leaving requires the need to design eight-phase quadrature clock generator. A four stage 
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differential ring oscillator was implemented to meet the clock generation requirements 
[33]. Circuit diagram is shown in Figure 3-13. 
 
Circuit works by connecting four differential inverters connected in closed loop with 
each other. Output frequency of oscillator can be controlled by changing the reference 
current of current source made by M7 and M8. Alternatively, frequency can also be 
adjusted by changing the load capacitances in ring oscillator.  In circuit implementation 
only reference current was varied from outside the chip to tune the frequency.  
 
Eight clock signals are taken from the output of ring oscillator namely POSa, POSb, 
POSc, POSd, NEGa, NEGb, NEGc and NEGd. Each successive clock signal is 90 de-
grees phase shifted from each other meeting the requirement of eight phase clock gen-
erator. Moreover, POS and NEG clocks are 180 degree phase shifted with each other 
meeting quadrature requirements. These signals are used to drive the two different 
phases of SC topologies. 
    
Circuit diagram of single stage differential inverter is shown in Figure 3-14.  Transistors 
M5 and M6 are auxiliary transistors used to make the POS and NEG signals 180 de-
grees phase shifted with each other. The size of M5 and M6 can be around 3-4 times 
smaller than main transistors in inverter stage. 
 
Output of the Ring oscillator was supplied to an AND gate with enable (EN) pin. AND 
gate is designed for two reasons: 1) it provides buffering of the clock generator and pro-
duces clocks with sharper edges. 2) it provides additional control from outside for ena-
bling/disabling clock generator. In some feedback approaches like Pulse Frequency 
modulation (PFM), EN pin can be used to regulate the output voltage of SC power stage 
at a fixed level.  For example EN pin can be connected to output of comparator, which  
 
Figure 3-13. Four Stage Differential Ring Oscillator for Clock generation [33] 
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Figure 3-14. Single stage of differential ring oscillator  
 
will disable the clock signal incase output voltage goes above a certain threshold.  Cir-
cuit diagram of designed AND Gate is presented in Figure 3-15.    
 
Figure 3-15. AND Gate implementation 
3.8 Level Shifter Design 
Some transistors in SC stage require different clock voltage requirements to operate. 
This poses the design requirement of level shifter which should switch the clock voltage 
of Vdrive to Gnd to following additional clock voltages:  
 
Vdd to Vdd-Vdrive    (Level shifter of Vdd Volts required) 
Vdrive to 2Vdrive      (Level shifter of Vdrive Volts required) 
 
Here Vdrive is the optimum value of gate to source voltage VGS at which the efficiency 
was maximum. Table 6 shows the drive requirements for different transistors in SC to-
pologies. 
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Table 6 Drive voltage requirements for some transistors 
Transistors Drive voltage requirements 
SW1a Vdd to Vdd-Vdrive 
SW1b Constant dc voltage VbiasSW1b 
SW2a Vdrive to 2Vdrive 
SW2b Constant dc voltage VbiasSW2b 
SW3a Vdrive to Gnd 
SW3b Constant dc voltage VbiasSW3b 
SW4 Constant dc voltage VbiasSW4b 
SW5 Vdrive to 2Vdrive 
SW6 Vdrive to Gnd 
SW7 Vdrive to Gnd 
SW8 Vdrive to 2Vdrive 
SW9 Vdrive to Gnd and Constant dc voltage Vbias18 
SW10 Vdrive to Gnd 
SW11 Vdrive to Gnd 
SW12 Vdrive to Gnd 
SW13 Vdrive to Gnd 
SW14  
 
 
Design of level shifter is taken from [34] and is shown in Figure 3-16. Capacitor CLS 
AC couples the Vdrive-GND clock signal while resistor RLS biases the buffer driver at its 
trip point. More explanation for circuit functionality can be found from same reference 
[34]. 
 
Figure 3-17 shows the overall circuit consisting on SC power stage and clock generator. 
It also shows the IC signals which will be provided at outside pins. 
 
 
Figure 3-16. Level shifter design [34] 
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Figure 3-17. Overall circuit diagram 
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3.9 Simulation results 
Initially, circuit was designed with ideal capacitors and 25mA output current. The idea 
was to use four phase interleaving where each stage provides 25mA output current. 
Later on, based on detailed simulation results, it was realized that four phase interleav-
ing approach is not able to meet the ripple specification. Therefore, design shifted to 
eight phase interleaving, where each stage provided 12.5mA. Figure 3-21 shows inter-
leaving results for SC converter. It should be noted down that interleaving simulations 
were carried out by keeping output current from all devices constant at a specified 
value. This was done to ensure proper comparison of interleaving results. Apart from 
output ripple, number of interleaved stages did not affect much on overall efficiency.  
    
Frequency versus open loop efficiency and Power loss for one phase design is shown in 
Figure 3-18. Conditions: Transistor Width 500um, Output current 25mA and Input 
Voltage 4.2V.  
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Figure 3-18. Frequency versus Efficieny and Power loss 
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Figure 3-19. Frequency versus Ripple voltage and Vout (av) 
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Results presented in Fig. Figure 3-18 show that the maximum efficiency occurs between 
40 to 50 MHz. However, ripple voltage reduces with increase in frequency, as shown in 
Figure 3-19. Switching frequency of 60MHz was chosen for desired operation as it 
gives a good compromise between efficiency and ripple specifications.  
 
Transistor width was also optimized for best possible efficiency. Figure 3-20 shows the 
Transistor Width versus Efficiency and Average output voltage for Input voltage 4.2V 
and output current of 12.5mA.  At 200um transistor width, efficiency is maximum and it 
starts decreasing after that. This is obvious from theoretical point of view, because after 
certain increase in width, parasitic capacitance losses will dominate the efficiency in-
crease due to decreasing on-resistance RON.  On the contrary, average output voltage 
keeps on increasing with increasing transistor width due to smaller transistor on-
resistance at bigger transistor widths.  
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Figure 3-20. Transistor width versus. Efficiency and Average output voltage 
 
Later on when the current specifications were changed from 100mA to 16mA due to 
size constraints of integrated capacitors, the optimum width of the transistors was scaled 
down linearly in the same proportion of current, to get the best possible efficiency. Final 
design has transistor width of 40um with each interleaved stage providing 2mA for 
eight phase structure. 
 
Detailed analysis of power loss in the SC configuration showed SW4 and SW7 con-
sumed more power than the rest of the transistors. Therefore, in order to reduce the on-
resistance, SW4 and SW7 widths were made twice than the normal transistors. After 
this change, efficiency value, with ideal component simulation, increased from 71.3 % 
to 72.18% for input voltage of 4.2V.  
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Table 7 shows the power loss data for one phase SC topology, with simulation condi-
tions of 60MHz clock frequency and load current of 25mA. 
 
Figure 3-22 shows the effect of Vgs voltage on driver loss. Simulation was done at out-
put current of 12.5mA per phase for eight phase interleaving and clock frequency of 
60MHz. It can be seen that the driver loss has pronounced effect on the overall effi-
ciency including driver loss. At Vgs voltage of 1.3 V, optimum efficiency is achieved. 
 
Table 7 Simulation results for power loss in different transistors 
Transistors SW4, SW7 with normal widths SW4, SW7 with twice bigger 
widths 
SW1a 0.838 0.875 
SW1b 1.148 1.067 
SW2a 0.569 0.572 
SW2b 0.987 0.982 
SW3a 0.478 0.481 
SW3b 0.788 0.78 
SW4 0.896 0.606 
SW5 0.623 0.614 
SW6 0.513 0.503 
SW7 0.816 0.525 
SW8 0.148 0.147 
SW9 0.361 0.431 
SW10 0.111 0.126 
SW11 0.132 0.138 
SW12 0.243 0.27 
SW13 0.161 0.161 
SW14 0.267 0.281 
   
Efficiency  71.3 72.2 
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Figure 3-21. Interleaving effect on output ripple 
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Figure 3-22. Driver loss versus Vgs voltage 
Based on the Vgs voltage simulations in Figure 3-22, all gate drive voltages in the SC 
topologies were changed from 1.8V to 1.3V. This resulted in the increase of efficiency 
from 69.1 % to 70.12% in final design for 4.2V input.   
 
Initial design simulations were carried out by ideal capacitor with 1% bottom plate ca-
pacitance. Figure 3-23 show the effect of bottom plate capacitance on efficiency.  
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Figure 3-23. Bottom Plate capacitance effect on Efficiency 
 
It can be easily observed that the SC topology is quite sensitive to bottom plate capaci-
tance value. Therefore, using MOS capacitors for integrated implementation was out of 
consideration because of there high bottom plate capacitance value. On the other hand, 
MIM capacitor provides lower bottom plate capacitance value but one MIM charge 
transfer capacitor implementation for 100mA design consumed 0.195mm2 area. In eight 
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phase structure where we have 32 of such capacitors, MIM capacitor becomes inappro-
priate in terms of silicon space. A compromise was then made to reduce the size of SC 
configuration within specified limit. Firstly, MOM capacitors were implemented which 
offer smaller size and lesser bottom plate capacitance at the same time. Second, design 
specifications of 100mA were reduced from 100mA to 16mA to reduce the overall ca-
pacitance size. 
 
Figure 3-24 show the open-loop efficiency versus Input voltage for the final design 
without including parasitic effects. Comparing the results in Figure 3-24 with Figure 3-3 
shows that the simulated results do not match with the theoretical linear efficiency. The 
reason for this difference was due to the fact that in open-loop, output voltage does not 
remain constant with changing input voltage. For proper efficiency versus input voltage 
comparison, output voltage must remain constant.  
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Figure 3-24. Simulated Efficiency versus Input Voltage 
 
 
Therefore, for efficiency versus input voltage comparison, another set of simulations 
was carried out by keeping output voltage constant through clock frequency adjustment. 
The new set of results now follow the theoretical trend of linear efficiency and are 
shown in Figure 3-25. On the other hand, Figure 3-26 shows the power loss versus input 
voltage for SC topologies. 
 
Figure 3-27 shows the simulated tuning curve for differential ring oscillator circuit. 
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Efficiency vs Input Voltage
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Figure 3-25. Efficiency versus Input Voltage while keeping output voltage constant 
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Figure 3-26. Power Loss versus Efficiency while keeping output voltage constant 
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Figure 3-27. Ring oscillator tuning curve 
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Final design operates in eight phase interleaving with each stage optimized to 2mA out-
put current. Some of the important parameters for final design are mentioned in Table 8 
below: 
Table 8 Final design circuit parameters  
Parameter Value 
Clock Frequency 60MHz 
Transistor Width 40um/80um 
Transistor Gate Length 150nm 
Charge-transfer capacitance per phase 140pF 
Load Capacitance 190pF 
Maximum output current 16mA 
Output Ripple Voltage  25mV approx 
 
Efficiency versus Input voltage for final design including internal and PCB parasitics is 
shown in Figure 3-28 while Figure 3-29 shows the efficiency versus load current for 
same circuit. 
 
Figure 3-30 shows the output ripple voltage characteristics of final design for 16mA 
output current. Output waveform is not smooth because of addition of various internal 
and PCB parasitics, which effect the ripple performance of converter. 
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Figure 3-28. Efficiency versus Input Voltage for final circuit 
3. Integrated Implementation of SC DC-DC converter 53 
 
Efficiency vs Output Current (with parasitics)
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Figure 3-29. efficiency versus Load current for final design 
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Figure 3-30. Output ripple characteristics of final design  
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4 MEASUREMENT SETUP 
DC-DC converters are part of a bigger system and mounted on certain Printed Circuit Board 
(PCB). Metal traces on PCB possess parasitic capacitances, resistance and inductance. 
These effects must be added in the design process so that the manufactured chip performs 
quite closely to simulated results.  
  
A measurement setup was proposed for the designed DC-DC converter including all critical 
PCB and instrument parasitics. Setup also provides detailed guide to measure circuit per-
formance in real scenarios. Figure 4-5 shows the overall measurement setup with inclusion 
of critical parasitics.  
 
Bias voltages for the IC are supplied externally from LM3851MR-ADJ adjustable voltage 
regulator. Output voltage of LM3851MR-ADJ can be adjusted by changing the variable 
resistor connected between OUT and ADJ PIN.  Bypass capacitor of 3.3nF is added to all 
bias voltages outputs near the IC pins. 
 
Detailed calculations for different components in measurement setup are presented below: 
4.1 Load Resistor Calculations 
Five resistors, 180, 270, 330, 390 and 470Ω  have been added in parallel at the output of SC 
converter as load, as shown in Figure 4-1. The idea is to select different load settings by 
different combinations of these load resistors.  For the specified output voltage of 0.95V, 
following load combinations can be taken from these resistors: 
Table 9 Load resistor combinations 
Resistor Combination Overall Resistance (Ω ) Equivalent Current (mA) 
@ VL= 0.95V 
180||270||330||390||470 58.9 16.13 
180||270||330||390 67.3 14.11 
180||270||330 81 11.67 
180||270 108 8.7 
180 180 5.2 
220 220 4.3 
330 330 2.9 
390 390 2.4 
470 470 2 
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Figure 4-1. RL resistor combination 
4.2 LM38511 Resistor Calculations 
LM3851 IC is used to generate five different supply voltages to bias the SC converter: 
1.25V, 1.8V, 2.4V, 2.5V and 2.95V. Separate LM3851 ICs have been used to provide even 
the same voltages. This is done to ensure noise free and stable bias voltages. In addition, 
LM38511 provides current to Iref pin as current source.  Resistor and capacitor values for 
LM38511 IC have been calculated based on IC datasheet. Calculations can be found below. 
Figure 4-2 can be used as reference.  
 
VOUT =VADJ. (1+ (R1/R2)) Where VADJ = 0.5V  
 
R1 and R2 should be selected such that (R1R2)/( R1+R2)≤ 1kΩ  
 
CFF = 1/(2π R1Fz)  Where FZ  lies between 20-40KHz  
 
 
 
Figure 4-2. LP38511-ADJ circuit diagram [37]  
 
Based on above formulae following values were selected for 1.25V output. 
R1= 1.5K   R2= 1K’ 
CFF = 3300pF 
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A variable resistor of 1K was used in between R1 and R2 to provide tuning option for output 
voltage. For minimum and maximum values of Rvar, following minimum and maximum 
values of Vout  and Fz can be taken. 
 
 Voutmin=0.875V   Voutmax= 1.75V 
Fzmin = 19.29K  Fzmax = 32.15K 
 
Similarly for 1.8V, 2.4, 2.5 and 2.95, following component values are used. 
 
1.8V Output 
R1= 2.7kΩ   R2= 1.2 kΩ   CFF = 1500pF 
RVAR= 1 kΩ   Voutmin=1.11V  Voutmax= 2.041V 
Fzmin = 28.67kHz  Fzmax = 39.29 kHz 
 
2.4V Output 
R1= 1 kΩ  R2= 270 Ω  CFF = 4700pF 
RVAR= 1K  Voutmin=0.89V Voutmax= 4.2V 
Fzmin = 16.93K Fzmax =33.86K 
 
2.5V Output 
R1= 1 kΩ  R2= 270Ω  CFF = 4700pF 
RVAR= 1K  Voutmin=0.89V Voutmax= 4.2V 
Fzmin = 16.93K Fzmax =33.86K 
Iref Output 
 
See Figure 4-3 for reference 
Imax= ADJ
min
V 0.5 5
R 100
mA= =   
 
Imin= ADJ
min
V 0.5 10
R 50.1
A
K
μ= =   
 
 
Figure 4-3. LM38511MR-ADJ as reference current source 
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4.3 PIN Description 
Table 10 PIN description of SC converter 
PIN  Description 
Vin Supply input voltage pin 
Vout Output voltage pin  
Vss Ground 
VbiasSW1b Internal bias voltage for SW1 
VbiasSW2b Internal bias voltage for SW2 
VbiasSW3b Internal bias voltage for SW3 
VbiasSW4b Internal bias voltage for SW4 
twoVdr Internal bias voltage  
Vbias18 Internal bias voltage of 1.8V 
Vdr Internal bias voltage 
VddmVdr Internal bias voltage 
Vdd_osc Clock generator supply voltage pin 
EN Clock generator enable/disable pin. Pull High to en-
able clock signal 
Iref Reference current pin for clock generator frequency 
tuning 
Clock_out Output clock from clock generator 
 
 
 
 
E
N
V S
S
V
S S V
SS
V
d r
V
bi
as
18
V
dd
m
Vd
r
V
bi
as
S
W
4
V
S
S
V
dd
_o
sc
V
S
S
tw
oV
dr
Ire
f
V S
S
 
Figure 4-4. SC converter pin diagram 
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4.4 Electrical Characteristics 
Table 11 Electrical characteristics of SC converter  
Symbol Parameter Min Typ Max Units 
Vin Input Voltage 3.2 4.2 4.2 V 
VbiasSW1b Switch1 drive voltage Vin-1.8 Vin-Vdr Vin-0.8 V 
VbiasSW2b Switch2 drive voltage 
a)2/7 topology 
b)1/3 topology 
c)2/5 topology 
a) 2.4 a) 2.4 
b) 2.2 
c)2.4 
a) 3.4 V 
VbiasSW3b Switch3 drive voltage 1.2 1.25 1.8 V 
VbiasSW4b Switch4 drive voltage 
a)2/7 topology 
b)1/3 topology 
c)2/5 topology 
a) 1.2 
 
a) 1.8 
b) 1.25 
c) 1.25 
a)2.2 V 
Vout Output Voltage 0.9 0.95 1 V 
Iout Output current  16 16 mA 
twoVdr Internal bias voltage 1.8 2.5 2.75 V 
Vbias18 Internal bias voltage 0.8 1.8 1.8 V 
Vdr Internal bias voltage (optimum 
drive voltage) 
0.8 1.25 1.8 V 
VddmVdr Internal bias voltage 2.4 2.95 3.4 V 
Vdd_osc Clock generator supply voltage 
pin 
1.6 1.8 1.8 V 
ENon Clock generator enable ON 
threshold voltage 
0.8 1.25 1.8 V 
ENoff Clock generator enable OFF 
threshold voltage 
0 0 0.4 V 
Iref Reference current pin for clock 
generator freq tuning 
40 100 1000 uA 
Clock_out Output clock from clock gen-
erator 
35 60 78 MHz 
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Figure 4-5. SC DC-DC converter measurement setup 
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5 LAYOUT DESIGN 
Cadence generic design process was used to implement SC converter layout. While design-
ing the floor-plan of layout, following points were taken into consideration. 
 
• Make layout structure as symmetrical as possible. 
• Make routing distance between Vin and Vout as small as possible. 
• Make Vin, Vout and Ground paths as wide as possible to ensure lesser series resis-
tance. 
• Make Vout path with additional metal layers and add additional vias for connection 
between the layers. This will decrease the trace resistance and provide high parasitic 
capacitance to ground for output ripple suppression.  
• Put bypass capacitors as big as possible at all DC supply pads. 
• Make all Ground referenced capacitors from MOS structure with high capacitance 
density and smaller size. 
• Add ESD protection circuitry to all IC pads. 
• Make same distance of clock generator to all buffer drivers. This is done to ensure 
same clock delay through all clock routing lines. 
• Use MOS transistors having 1.8V gate-oxide breakdown voltage. 
 
Based on above points, an initial layout proposal was made, which helped in finalizing the 
final layout later. Figure 5-1 shows the proposed layout structure.  
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Figure 5-1. Initial Layout Proposal 
 
First, the layout for single phase SC-converter was made, which was then copied to make an 
overall eight phase SC configuration. Figure 5-2 to Figure 5-5 show the designed layouts.  
 
Figure 5-2 and Figure 5-3 show the final layouts of buffers. While making the layout the 
distance between Vin and Vout was made as small as possible. Moreover, metal layers were 
stacked on each other, in order to decrease the resistance of paths.   
 
As the buffer circuit does not pass high current through it, metal widths of 0.5um have been 
used for main current paths. Direction of main current path is indicated by white arrows. 
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Figure 5-2. Buffer Layout 
 
 
Figure 5-3. Cascoded buffer layout 
 
Figure 5-4 shows the completed layout of one phase of SC topology. Similar to buffer lay-
out design, layout components were organized in order to minimize the length of main cur-
rent path. Ground path was routed to the left side of MOM capacitors while Vout path is 
towards the right side. Clock signals are distributed such that the overall clock delay re-
mains same for all clocks. It can be seen that the biggest contributor in layout size are MOM 
capacitors. A single MOM capacitor covers an area of 89x89 um2. This large size of MOM 
capacitor was one of the biggest problems because of which design specifications were 
changed from 100mA to 16mA. For 100mA output current, MOM capacitor size would 
have been really huge and thus impractical.  
 
Stacked metal 3 and metal 4 layers have been used for output signal routing, each having 
width of 3um. Path resistance was calculated by following simple calculations: 
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Metal 3 and Metal 4 sheet resistance  0.17Ω  
Approximate metal 3 & 4 path length  600um 
 (Total Lenght)Path Resistance = (SheetResistance)
(Layer Width)
⋅  (5.1) 
  600umPath Resistance = 0.17 34
3um
⋅ Ω = Ω  (5.2) 
As metal layer 3 and 4 are stacked together so the overall resistance is parallel combination 
of  their resistances. Therefore, overall path resistance becomes 17Ω .  Path resistances of 
other critical paths was also evaluated and later put into final simulations for more practical 
results. 
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Figure 5-4. Layout of one phase of SC converter 
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Figure 5-5 shows the overall layout of designed SC topology. Layout occupies an active 
area of 1.3x1mm2 approximately. An overall charge transfer capacitance of 1120pF (MOM) 
was used while the load capacitor value is 190pF (MOS). All IC pads were connected with 
bypass capacitors of 30-90pF. This was done to ensure a low noise at the dc-bias input pins. 
Moreover, due to gate oxide device breakdown conditions at some input pads, some bypass 
capacitors have been implemented with MIM capacitors rather than MOS.   
 
Main current path between Vin and Vout has been shown with a white arrow.  The calcu-
lated sheet resistance from equation (5.1) for Vin and Vout paths was 0.34Ω . This smaller 
value of sheet resistance was obtained by stacking metal layers 8-11 f or Vin and Vout 
Paths.  
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Figure 5-5. Overall Layout 
 
 
 
6. Conclusion and Future Work 65 
 
6 CONCLUSION AND FUTURE WORK 
A novel CMOS SC DC-DC converter utilizing MOM capacitors has been designed us-
ing Cadence generic 45nm design kit. Its design procedure, simulation results and pre-
liminary measurement setup have been discussed above. Performance of the design 
meets most of the goals of this thesis. 
  
The comparison of the main performance parameters with other published SC DC-DC 
converters is shown in Table 12. At the moment, this work is compared based on the 
simulated performance. 
  
It is somewhat difficult to make one-to-one comparison with the other recently pub-
lished SC converters, because many of them are fabricated in different CMOS tech-
nologies and different input voltages. Comparing with those designs would make the 
comparison not completely fair since design parameters are not matching 100%. On the 
contrary, comparison is still helpful to evaluate circuit performance, in relation with 
recent designs, specifically in certain domains. 
 
Table 12 SC converter performance comparison 
Reference  
Input 
Supply 
Voltage (V) 
Maximum 
Efficiency 
(%) 
Output 
Ripple 
Voltage 
(mV) 
Output 
capacitance 
(pF) 
Charge 
Transfer 
Capacitance 
(pF) 
Operating 
Frequency 
(MHz) 
Output 
Voltage 
(V) 
Max 
Output 
Current 
(mA) 
 
Process 
[7] 1.8 69  700 534 30 0.8-1 8 45nm 
[8] 2 90    100 0.95 2.8 45nm SOI  
[11] 2 79.76 - - - 80-220 0.5-1.2 200 32nm 
This 
design 3.2-4.2 71.4 24 190 1120 60 0.9-1 16 
45nm 
Candence 
generic  
  
 
The comparison above indicates that the designed circuit possesses lower efficiency as 
compared to other recent designs. The lower efficiency is due to the presence of addi-
tional flying capacitors and cascoded structures in SC topology. Flying capacitors pos-
sess higher bottom plate capacitance which causes reduction in efficiency. Addition of 
additional flying capacitors and cascoded transistors is inevitable for circuit operation, 
as the input voltage is too high for 45nm process breakdown limits. It is still possible to 
6. Conclusion and Future Work 66 
 
achieve higher efficiency if the process allows creation of high density and low bottom 
plate parasitic capacitors.   
  
Flexibility of the circuit to operate at higher input voltage makes it possible to directly 
use the converter with Li-ion batteries, without the use of external linear voltage regula-
tors, thereby reducing space. 
 
At the moment, circuit operates in open loop without a proper feedback to adjust its 
output voltage. With proper design of feedback structure, circuit will be able to operate 
well within desired specifications.  
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